An 80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMT's

Taiichi Otsuji, Koichi Murata, Takatomo Enoki, Yohtaro Umeda

Research output: Contribution to journalArticlepeer-review

47 Citations (Scopus)

Abstract

This paper describes the design and performance of an 80-Gbit/s 2 : 1 selector-type multiplexer IC fabricated with InAlAs/InGaAs/InP HEMT's By using a double-layer interconnection process with a low-dielectric insulator, microstrip lines were designed to make impedance-matched, high-speed intercell connection of critical signal paths. The record operating data rate was measured on a 3-in wafer. In spite of the bandwidth limitation on the measurement setup, clear eye patterns were successfully observed for the first time. The obtained circuit speed improvement from the previous result of 64 Gbit/s owes much to this high-speed interconnection design.

Original languageEnglish
Pages (from-to)1321-1326
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume33
Issue number9
DOIs
Publication statusPublished - 1998 Sep 1
Externally publishedYes

Keywords

  • HEMT
  • IC multiplexer
  • Optical communications

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An 80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMT's'. Together they form a unique fingerprint.

Cite this