Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories

Hooman Jarollahi; Naoya Onizawa; Vincent Gripon; Takahiro Hanyu; Warren J. Gross

doi:10.1109/SiPS.2014.6986075

Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories

Hooman Jarollahi, Naoya Onizawa, Vincent Gripon, Takahiro Hanyu, Warren J. Gross

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

In this paper, a context-driven search engine is presented based on a new family of associative memories. It stores only the associations between items from multiple search fields in the form of binary links, and merges repeated field items to reduce the memory requirements. It achieves 13.6× reduction in memory bits and accesses, and 8.6× reduced number of clock cycles in search operation compared to a classical field-based search structure using content-addressable memory. Furthermore, using parallel computational nodes in the proposed search engine, it achieves five orders of magnitude reduced number of clock cycles compared to a CPU-based counterpart running a classical search algorithm in software.

Original language	English
Title of host publication	IEEE Workshop on Signal Processing Systems, SiPS
Subtitle of host publication	Design and Implementation
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781479965885
DOIs	https://doi.org/10.1109/SiPS.2014.6986075
Publication status	Published - 2014 Dec 15
Event	2014 IEEE Workshop on Signal Processing Systems, SiPS 2014 - Belfast, United Kingdom Duration: 2014 Oct 20 → 2014 Oct 22

Publication series

Name	IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
ISSN (Print)	1520-6130

Other

Other	2014 IEEE Workshop on Signal Processing Systems, SiPS 2014
Country	United Kingdom
City	Belfast
Period	14/10/20 → 14/10/22

ASJC Scopus subject areas

Electrical and Electronic Engineering
Signal Processing
Applied Mathematics
Hardware and Architecture

Access to Document

10.1109/SiPS.2014.6986075

Fingerprint Dive into the research topics of 'Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories'. Together they form a unique fingerprint.

Cite this

Jarollahi, H., Onizawa, N., Gripon, V., Hanyu, T., & Gross, W. J. (2014). Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories. In IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation [6986075] (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SiPS.2014.6986075

Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories. / Jarollahi, Hooman; Onizawa, Naoya; Gripon, Vincent; Hanyu, Takahiro; Gross, Warren J.

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. Institute of Electrical and Electronics Engineers Inc., 2014. 6986075 (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Jarollahi, H, Onizawa, N, Gripon, V, Hanyu, T & Gross, WJ 2014, Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories. in IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation., 6986075, IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, Institute of Electrical and Electronics Engineers Inc., 2014 IEEE Workshop on Signal Processing Systems, SiPS 2014, Belfast, United Kingdom, 14/10/20. https://doi.org/10.1109/SiPS.2014.6986075

Jarollahi H, Onizawa N, Gripon V, Hanyu T, Gross WJ. Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories. In IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. Institute of Electrical and Electronics Engineers Inc. 2014. 6986075. (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation). https://doi.org/10.1109/SiPS.2014.6986075

Jarollahi, Hooman ; Onizawa, Naoya ; Gripon, Vincent ; Hanyu, Takahiro ; Gross, Warren J. / Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories. IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. Institute of Electrical and Electronics Engineers Inc., 2014. (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation).

@inproceedings{79c626d6bf9d4c11a659052ac9dbc607,

title = "Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories",

abstract = "In this paper, a context-driven search engine is presented based on a new family of associative memories. It stores only the associations between items from multiple search fields in the form of binary links, and merges repeated field items to reduce the memory requirements. It achieves 13.6× reduction in memory bits and accesses, and 8.6× reduced number of clock cycles in search operation compared to a classical field-based search structure using content-addressable memory. Furthermore, using parallel computational nodes in the proposed search engine, it achieves five orders of magnitude reduced number of clock cycles compared to a CPU-based counterpart running a classical search algorithm in software.",

author = "Hooman Jarollahi and Naoya Onizawa and Vincent Gripon and Takahiro Hanyu and Gross, {Warren J.}",

year = "2014",

month = dec,

day = "15",

doi = "10.1109/SiPS.2014.6986075",

language = "English",

series = "IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "IEEE Workshop on Signal Processing Systems, SiPS",

note = "2014 IEEE Workshop on Signal Processing Systems, SiPS 2014 ; Conference date: 20-10-2014 Through 22-10-2014",

}

TY - GEN

T1 - Algorithm and architecture for a multiple-field context-driven search engine using fully-parallel clustered associative memories

AU - Jarollahi, Hooman

AU - Onizawa, Naoya

AU - Gripon, Vincent

AU - Hanyu, Takahiro

AU - Gross, Warren J.

PY - 2014/12/15

Y1 - 2014/12/15

N2 - In this paper, a context-driven search engine is presented based on a new family of associative memories. It stores only the associations between items from multiple search fields in the form of binary links, and merges repeated field items to reduce the memory requirements. It achieves 13.6× reduction in memory bits and accesses, and 8.6× reduced number of clock cycles in search operation compared to a classical field-based search structure using content-addressable memory. Furthermore, using parallel computational nodes in the proposed search engine, it achieves five orders of magnitude reduced number of clock cycles compared to a CPU-based counterpart running a classical search algorithm in software.

AB - In this paper, a context-driven search engine is presented based on a new family of associative memories. It stores only the associations between items from multiple search fields in the form of binary links, and merges repeated field items to reduce the memory requirements. It achieves 13.6× reduction in memory bits and accesses, and 8.6× reduced number of clock cycles in search operation compared to a classical field-based search structure using content-addressable memory. Furthermore, using parallel computational nodes in the proposed search engine, it achieves five orders of magnitude reduced number of clock cycles compared to a CPU-based counterpart running a classical search algorithm in software.

UR - http://www.scopus.com/inward/record.url?scp=84920268102&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84920268102&partnerID=8YFLogxK

U2 - 10.1109/SiPS.2014.6986075

DO - 10.1109/SiPS.2014.6986075

M3 - Conference contribution

AN - SCOPUS:84920268102

T3 - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

BT - IEEE Workshop on Signal Processing Systems, SiPS

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2014 IEEE Workshop on Signal Processing Systems, SiPS 2014

Y2 - 20 October 2014 through 22 October 2014

ER -