Advantages of nano-grating substrates in CMOS -FET characteristics

Xiaoli Zliu, Shin Ichiro Kuroki, Koji Kotani, Takashi Ito

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

The drivability enhancement of CMOSFET of both n-type and p-type was achieved by using nano-grating silicon substrate without any complex fabrication process. The transconductances of both nMOSFET and pMOSFET on nano-grating substrates were increased thanks to the increase in effective channel width, leading to the area advantage of about 64% normalized by that of a conventional substrate. The channels were formed on horizontal (100) and vertical (110) surfaces of the nano-grating. Due to the existence of the current flowing in 〈110〉 direction on (110) surface, the effective carrier mobility in nano-grating nMOSFET was lower, while that in nano-grating pMOSFET was larger than the conventional one. So the difference of drivability enhancement between nMOSFET and pMOSFET became slighter, from which the area balance of CMOS circuit fabricated on the nano-grating substrates were improved.

Original languageEnglish
Title of host publicationECS Transactions - 5th International Symposium on ULSI Process Integration
Pages467-472
Number of pages6
Edition6
DOIs
Publication statusPublished - 2007 Dec 1
Event5th International Symposium on ULSI Process Integration - 212th ECS Meeting - Washington, DC, United States
Duration: 2007 Oct 72007 Oct 12

Publication series

NameECS Transactions
Number6
Volume11
ISSN (Print)1938-5862
ISSN (Electronic)1938-6737

Other

Other5th International Symposium on ULSI Process Integration - 212th ECS Meeting
CountryUnited States
CityWashington, DC
Period07/10/707/10/12

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Advantages of nano-grating substrates in CMOS -FET characteristics'. Together they form a unique fingerprint.

  • Cite this

    Zliu, X., Kuroki, S. I., Kotani, K., & Ito, T. (2007). Advantages of nano-grating substrates in CMOS -FET characteristics. In ECS Transactions - 5th International Symposium on ULSI Process Integration (6 ed., pp. 467-472). (ECS Transactions; Vol. 11, No. 6). https://doi.org/10.1149/1.2778403