A single-electron-transistor logic gate family and its application - Part I: Basic components for binary, multiple-valued and mixed-mode logic

Katsuhiko Degawa, Takafumi Aoki, Tatsuo Higuchi, Hiroshi Inokawa, Yasuo Takahashi

Research output: Contribution to journalConference article

19 Citations (Scopus)

Abstract

This paper presents a model-based study of SET (Single-Electron-Transistor) logic gate family for synthesizing binary and MV (Multiple-Valued) logic circuits: The use of SETs combined with MOS transistors allows a compact realization of basic logic functions that exhibit periodic transfer characteristics. These basic SET logic gates are useful for implementing binary logic circuits, MV logic circuits and binary-MV-mixed logic circuits in a highly flexible manner. As an example, this paper describes the design of various parallel counters for carry-propagation-free arithmetic, where MV signals are effectively used to achieve higher functionality with lower hardware complexity.

Original languageEnglish
Pages (from-to)262-268
Number of pages7
JournalProceedings of The International Symposium on Multiple-Valued Logic
Publication statusPublished - 2004 Jul 26
EventProceedings - 34th International Symposium on Multiple-Values Logic, ISMVL 2004 - Toronto, Ont, Canada
Duration: 2004 May 192004 May 22

ASJC Scopus subject areas

  • Computer Science(all)
  • Mathematics(all)

Fingerprint Dive into the research topics of 'A single-electron-transistor logic gate family and its application - Part I: Basic components for binary, multiple-valued and mixed-mode logic'. Together they form a unique fingerprint.

  • Cite this