A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions

T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, H. Ohno

Research output: Chapter in Book/Report/Conference proceedingConference contribution

91 Citations (Scopus)

Abstract

We first report a multi-level-cell (MLC) spin-transfer torque memory (SPRAM) with series-connected magnetotunnel junctions (MTJs). The series MTJs (with different areas) show multi-level resistances by a combination of their magnetization directions. A four-level operation by spin-transfer-torque writing was experimentally demonstrated. A scheme for the write/read operation of the MLC SPRAM was also presented. Keywords: MRAM, SPRAM, spin, multi-bit, and MLC.

Original languageEnglish
Title of host publication2010 Symposium on VLSI Technology, VLSIT 2010
Pages47-48
Number of pages2
DOIs
Publication statusPublished - 2010 Oct 19
Event2010 Symposium on VLSI Technology, VLSIT 2010 - Honolulu, HI, United States
Duration: 2010 Jun 152010 Jun 17

Publication series

NameDigest of Technical Papers - Symposium on VLSI Technology
ISSN (Print)0743-1562

Other

Other2010 Symposium on VLSI Technology, VLSIT 2010
Country/TerritoryUnited States
CityHonolulu, HI
Period10/6/1510/6/17

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions'. Together they form a unique fingerprint.

Cite this