A fully integrated 1 kb magnetoresistive random access memory with a double magnetic tunnel junction

Sumio Ikegawa; Yoshiaki Asao; Yoshiaki Saito; Shigeki Takahashi; Tadashi Kai; Kenji Tsuchida; Hiroaki Yoda

doi:10.1143/jjap.42.l745

A fully integrated 1 kb magnetoresistive random access memory with a double magnetic tunnel junction

Sumio Ikegawa, Yoshiaki Asao, Yoshiaki Saito, Shigeki Takahashi, Tadashi Kai, Kenji Tsuchida, Hiroaki Yoda

Research output: Contribution to journal › Article › peer-review

14 Citations (Scopus)

Abstract

A 1 kb magnetoresistive random access memory (MRAM) is demonstrated with a 0.4 × 1.2μm² magnetic tunnel junction (MTJ) and 0.18 μm complementary metal-oxide-semiconductor (CMOS) technology. In this study, a double MTJ, which is designed to have a larger signal margin than a conventional MTJ, is used. The uniformity of resistance for a double MTJ is comparable to that of a single MTJ and is expected to be better than a single MTJ if process conditions are optimized. The magnetic design of the MTJ provided a good astroid curve and resulted in 90% of bits working towards a relatively broad range of bit-line voltage and word-line voltage.

Original language	English
Pages (from-to)	L745-L747
Journal	Japanese Journal of Applied Physics, Part 2: Letters
Volume	42
Issue number	7 A
DOIs	https://doi.org/10.1143/jjap.42.l745
Publication status	Published - 2003 Jul 1
Externally published	Yes

Keywords

CMOS
Double junction
MRAM
Magnetic tunnel junction
Memory
Tunnel magnetoresistance

ASJC Scopus subject areas

Engineering(all)
Physics and Astronomy(all)

Access to Document

10.1143/jjap.42.l745

Cite this

@article{c900c2a01e4c4b8db58de3dc3d9be96e,

title = "A fully integrated 1 kb magnetoresistive random access memory with a double magnetic tunnel junction",

abstract = "A 1 kb magnetoresistive random access memory (MRAM) is demonstrated with a 0.4 × 1.2μm2 magnetic tunnel junction (MTJ) and 0.18 μm complementary metal-oxide-semiconductor (CMOS) technology. In this study, a double MTJ, which is designed to have a larger signal margin than a conventional MTJ, is used. The uniformity of resistance for a double MTJ is comparable to that of a single MTJ and is expected to be better than a single MTJ if process conditions are optimized. The magnetic design of the MTJ provided a good astroid curve and resulted in 90% of bits working towards a relatively broad range of bit-line voltage and word-line voltage.",

keywords = "CMOS, Double junction, MRAM, Magnetic tunnel junction, Memory, Tunnel magnetoresistance",

author = "Sumio Ikegawa and Yoshiaki Asao and Yoshiaki Saito and Shigeki Takahashi and Tadashi Kai and Kenji Tsuchida and Hiroaki Yoda",

year = "2003",

month = jul,

day = "1",

doi = "10.1143/jjap.42.l745",

language = "English",

volume = "42",

pages = "L745--L747",

journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes",

issn = "0021-4922",

publisher = "Japan Society of Applied Physics",

number = "7 A",

}

TY - JOUR

T1 - A fully integrated 1 kb magnetoresistive random access memory with a double magnetic tunnel junction

AU - Ikegawa, Sumio

AU - Asao, Yoshiaki

AU - Saito, Yoshiaki

AU - Takahashi, Shigeki

AU - Kai, Tadashi

AU - Tsuchida, Kenji

AU - Yoda, Hiroaki

PY - 2003/7/1

Y1 - 2003/7/1

N2 - A 1 kb magnetoresistive random access memory (MRAM) is demonstrated with a 0.4 × 1.2μm2 magnetic tunnel junction (MTJ) and 0.18 μm complementary metal-oxide-semiconductor (CMOS) technology. In this study, a double MTJ, which is designed to have a larger signal margin than a conventional MTJ, is used. The uniformity of resistance for a double MTJ is comparable to that of a single MTJ and is expected to be better than a single MTJ if process conditions are optimized. The magnetic design of the MTJ provided a good astroid curve and resulted in 90% of bits working towards a relatively broad range of bit-line voltage and word-line voltage.

AB - A 1 kb magnetoresistive random access memory (MRAM) is demonstrated with a 0.4 × 1.2μm2 magnetic tunnel junction (MTJ) and 0.18 μm complementary metal-oxide-semiconductor (CMOS) technology. In this study, a double MTJ, which is designed to have a larger signal margin than a conventional MTJ, is used. The uniformity of resistance for a double MTJ is comparable to that of a single MTJ and is expected to be better than a single MTJ if process conditions are optimized. The magnetic design of the MTJ provided a good astroid curve and resulted in 90% of bits working towards a relatively broad range of bit-line voltage and word-line voltage.

KW - CMOS

KW - Double junction

KW - MRAM

KW - Magnetic tunnel junction

KW - Memory

KW - Tunnel magnetoresistance

UR - http://www.scopus.com/inward/record.url?scp=0041363308&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0041363308&partnerID=8YFLogxK

U2 - 10.1143/jjap.42.l745

DO - 10.1143/jjap.42.l745

M3 - Article

AN - SCOPUS:0041363308

VL - 42

SP - L745-L747

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

SN - 0021-4922

IS - 7 A

ER -

A fully integrated 1 kb magnetoresistive random access memory with a double magnetic tunnel junction

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this