A design of a Capacitorless 1T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory

Eiji Yoshida, Tetsu Tanaka

Research output: Contribution to journal › Conference article › peer-review

19 Citations (Scopus)

Fingerprint Dive into the research topics of 'A design of a Capacitorless 1T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory'. Together they form a unique fingerprint.

Chemical Compounds

Engineering & Materials Science

Physics & Astronomy