A design of a Capacitorless 1T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory

Eiji Yoshida, Tetsu Tanaka

Research output: Contribution to journalConference articlepeer-review

23 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A design of a Capacitorless 1T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory'. Together they form a unique fingerprint.

Engineering

Computer Science

Earth and Planetary Sciences

Material Science