A binary-tree hierarchical multiple-chip architecture for real-time large-scale learning processor systems

Yitao Ma, Tadashi Shibata

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

A binary-tree hierarchical multiple-chip processor architecture leveraging the K-means clustering algorithm has been developed for real-time learning of large amounts of sample data. To improve the computational speed, an embedded memory configuration has been used to store all sample data on the same chip for massively parallel processing. As a solution to the problem of the maximum sample data size limited by the chip area, a multiple-chip architecture has been developed, in which dedicated processor chips are connected in a binary-tree hierarchical structure. As a result, the system has been made extendible to any larger scale depending on the application needs. Furthermore, the pipeline calculation flow has been introduced to compensate for the interchip data communication delay. A proof-of-concept chip was designed using a 0.18 mm fivemetal complementary metal-oxide-semiconductor (CMOS) technology. The chip operation was verified by NanoSim simulation, and pipeline calculation flow was demonstrated by test chip measurement.

Original languageEnglish
Article number04DE08
JournalJapanese journal of applied physics
Volume49
Issue number4 PART 2
DOIs
Publication statusPublished - 2010 Apr 1
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Fingerprint Dive into the research topics of 'A binary-tree hierarchical multiple-chip architecture for real-time large-scale learning processor systems'. Together they form a unique fingerprint.

  • Cite this