A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function

Akira Tanabe; Toshio Takeshima; Hiroki Koike; Yoshiharu Aimoto; Masahide Takada; Toshiyuki Ishijima; Naoki Kasai; Hiromitsu Hada; Kentaro Shibahara; Takemitsu Kunio; Takaho Tanigawa; Takanori Saeki; Masato Sakao; Hidenobu Miyamoto; Hiroshi Nozue; Shuichi Ohya; Tatsunori Murotani; Kuniaki Koyama; Takashi Okuda

doi:10.1109/4.165332

A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function

Akira Tanabe, Toshio Takeshima, Hiroki Koike, Yoshiharu Aimoto, Masahide Takada, Toshiyuki Ishijima, Naoki Kasai, Hiromitsu Hada, Kentaro Shibahara, Takemitsu Kunio, Takaho Tanigawa, Takanori Saeki, Masato Sakao, Hidenobu Miyamoto, Hiroshi Nozue, Shuichi Ohya, Tatsunori Murotani, Kuniaki Koyama, Takashi Okuda

Research output: Contribution to journal › Article › peer-review

50 Citations (Scopus)

Abstract

A 64-Mb DRAM with a 30-ns access time and 19.48mm x 9.55-mm die size has been developed. For reducing inter-bit-line coupling noise, the DRAM features a latched-sense, shared-sense circuit with open bit-line readout and folded bit-line rewrite operations. To reduce test costs and increase chip reliability, it has been equipped with built-in self-test and self-repair (BIST and BISR) circuits that use spare SRAM cells.

Original language	English
Pages (from-to)	1525-1533
Number of pages	9
Journal	IEEE Journal of Solid-State Circuits
Volume	27
Issue number	11
DOIs	https://doi.org/10.1109/4.165332
Publication status	Published - 1992 Nov
Externally published	Yes

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/4.165332

Cite this

Tanabe, A., Takeshima, T., Koike, H., Aimoto, Y., Takada, M., Ishijima, T., Kasai, N., Hada, H., Shibahara, K., Kunio, T., Tanigawa, T., Saeki, T., Sakao, M., Miyamoto, H., Nozue, H., Ohya, S., Murotani, T., Koyama, K., & Okuda, T. (1992). A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function. IEEE Journal of Solid-State Circuits, 27(11), 1525-1533. https://doi.org/10.1109/4.165332

Tanabe, A, Takeshima, T, Koike, H, Aimoto, Y, Takada, M, Ishijima, T, Kasai, N, Hada, H, Shibahara, K, Kunio, T, Tanigawa, T, Saeki, T, Sakao, M, Miyamoto, H, Nozue, H, Ohya, S, Murotani, T, Koyama, K & Okuda, T 1992, 'A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function', IEEE Journal of Solid-State Circuits, vol. 27, no. 11, pp. 1525-1533. https://doi.org/10.1109/4.165332

@article{0fe8f94d373a40e88cd15b30e078fb02,

title = "A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function",

abstract = "A 64-Mb DRAM with a 30-ns access time and 19.48mm x 9.55-mm die size has been developed. For reducing inter-bit-line coupling noise, the DRAM features a latched-sense, shared-sense circuit with open bit-line readout and folded bit-line rewrite operations. To reduce test costs and increase chip reliability, it has been equipped with built-in self-test and self-repair (BIST and BISR) circuits that use spare SRAM cells.",

author = "Akira Tanabe and Toshio Takeshima and Hiroki Koike and Yoshiharu Aimoto and Masahide Takada and Toshiyuki Ishijima and Naoki Kasai and Hiromitsu Hada and Kentaro Shibahara and Takemitsu Kunio and Takaho Tanigawa and Takanori Saeki and Masato Sakao and Hidenobu Miyamoto and Hiroshi Nozue and Shuichi Ohya and Tatsunori Murotani and Kuniaki Koyama and Takashi Okuda",

year = "1992",

month = nov,

doi = "10.1109/4.165332",

language = "English",

volume = "27",

pages = "1525--1533",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "11",

}

TY - JOUR

T1 - A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function

AU - Tanabe, Akira

AU - Takeshima, Toshio

AU - Koike, Hiroki

AU - Aimoto, Yoshiharu

AU - Takada, Masahide

AU - Ishijima, Toshiyuki

AU - Kasai, Naoki

AU - Hada, Hiromitsu

AU - Shibahara, Kentaro

AU - Kunio, Takemitsu

AU - Tanigawa, Takaho

AU - Saeki, Takanori

AU - Sakao, Masato

AU - Miyamoto, Hidenobu

AU - Nozue, Hiroshi

AU - Ohya, Shuichi

AU - Murotani, Tatsunori

AU - Koyama, Kuniaki

AU - Okuda, Takashi

PY - 1992/11

Y1 - 1992/11

N2 - A 64-Mb DRAM with a 30-ns access time and 19.48mm x 9.55-mm die size has been developed. For reducing inter-bit-line coupling noise, the DRAM features a latched-sense, shared-sense circuit with open bit-line readout and folded bit-line rewrite operations. To reduce test costs and increase chip reliability, it has been equipped with built-in self-test and self-repair (BIST and BISR) circuits that use spare SRAM cells.

AB - A 64-Mb DRAM with a 30-ns access time and 19.48mm x 9.55-mm die size has been developed. For reducing inter-bit-line coupling noise, the DRAM features a latched-sense, shared-sense circuit with open bit-line readout and folded bit-line rewrite operations. To reduce test costs and increase chip reliability, it has been equipped with built-in self-test and self-repair (BIST and BISR) circuits that use spare SRAM cells.

UR - http://www.scopus.com/inward/record.url?scp=0026955424&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026955424&partnerID=8YFLogxK

U2 - 10.1109/4.165332

DO - 10.1109/4.165332

M3 - Article

AN - SCOPUS:0026955424

VL - 27

SP - 1525

EP - 1533

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

ER -

A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this