A 2.5ns-latency 0.39pJ/b 289μm2/Gb/s ultra-light-weight PRINCE cryptographic processor

Noriyuki Miura, Kohei Matsuda, Makoto Nagata, Shivam Bhasin, Ville Yli-Mayry, Naofumi Homma, Yves Mathieu, Tarik Graba, Jean Luc Danger

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)


An ultra-light-weight PRINCE cryptographic processor is developed. A fully-unrolled differential-logic architecture saves delay, energy, and area (i.e. hardware weight) of XOR as a dominant cipher component. An S-box is composed only by four kinds of compact composite gates and a replica-delay-based transition-edge aligner prevents glitches accumulated in the long unrolled combinational-logic data path to further suppress the weight. A 28nm CMOS prototype successfully demonstrates 2.5ns-latency with 0.39pJ/b and 289μm /Gb/s of ultra-light-weight cryptographic performance.

Original languageEnglish
Title of host publication2017 Symposium on VLSI Circuits, VLSI Circuits 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9784863486065
Publication statusPublished - 2017 Aug 10
Event31st Symposium on VLSI Circuits, VLSI Circuits 2017 - Kyoto, Japan
Duration: 2017 Jun 52017 Jun 8

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers


Other31st Symposium on VLSI Circuits, VLSI Circuits 2017

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 2.5ns-latency 0.39pJ/b 289μm<sup>2</sup>/Gb/s ultra-light-weight PRINCE cryptographic processor'. Together they form a unique fingerprint.

Cite this