A 0.8dB insertion-loss, 23dB isolation, 17.4dBm power-handling, 5GHz transmit/receive CMOS switch

Takahiro Ohnakado; Satoshi Yamakawa; Takaaki Murakami; Akihiko Furukawa; Kazuyasu Nishikawa; Eiji Taniguchi; Hiroomi Ueda; Masayoshi Ono; Jun Tomisawa; Yoshikazu Yoneda; Yasushi Hashizume; Kazuyuki Sugahara; Noriharu Suematsu; Tatsuo Oomori

A 0.8dB insertion-loss, 23dB isolation, 17.4dBm power-handling, 5GHz transmit/receive CMOS switch

Takahiro Ohnakado, Satoshi Yamakawa, Takaaki Murakami, Akihiko Furukawa, Kazuyasu Nishikawa, Eiji Taniguchi, Hiroomi Ueda, Masayoshi Ono, Jun Tomisawa, Yoshikazu Yoneda, Yasushi Hashizume, Kazuyuki Sugahara, Noriharu Suematsu, Tatsuo Oomori

Research output: Contribution to conference › Paper › peer-review

6 Citations (Scopus)

Abstract

The highest performance to date of any switch using a CMOS process, of a 0.8dB insertion-loss, 23dB isolation and 17.4dBm power-handling capability at 5GHz, is accomplished with an optimized single-pole double-throw (SPDT) transmit/receive (T/R) switch using Depletion-layer-Extended Transistors (DETs) in a 0.18μm CMOS process. The effects of junction capacitance decrease and substrate resistance increase in the DET, the adoption of low-loss shielded-pads, and several layout optimizations, lead to the realization of this low insertion-loss. Moreover, the combined effect of the adoption of the source/drain DC biasing scheme and the high substrate resistance in the DET contributes to the high power-handling capability.

Original language	English
Pages	229-232
Number of pages	4
Publication status	Published - 2003 Aug 25
Externally published	Yes
Event	2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium - Philadelphia, PA, United States Duration: 2003 Jun 8 → 2003 Jun 10

Other

Other	2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium
Country/Territory	United States
City	Philadelphia, PA
Period	03/6/8 → 03/6/10

ASJC Scopus subject areas

Engineering(all)

Cite this

Ohnakado, T., Yamakawa, S., Murakami, T., Furukawa, A., Nishikawa, K., Taniguchi, E., Ueda, H., Ono, M., Tomisawa, J., Yoneda, Y., Hashizume, Y., Sugahara, K., Suematsu, N., & Oomori, T. (2003). A 0.8dB insertion-loss, 23dB isolation, 17.4dBm power-handling, 5GHz transmit/receive CMOS switch. 229-232. Paper presented at 2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Philadelphia, PA, United States.

Ohnakado, T, Yamakawa, S, Murakami, T, Furukawa, A, Nishikawa, K, Taniguchi, E, Ueda, H, Ono, M, Tomisawa, J, Yoneda, Y, Hashizume, Y, Sugahara, K, Suematsu, N & Oomori, T 2003, 'A 0.8dB insertion-loss, 23dB isolation, 17.4dBm power-handling, 5GHz transmit/receive CMOS switch', Paper presented at 2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Philadelphia, PA, United States, 03/6/8 - 03/6/10 pp. 229-232.

@conference{7c13360479174834884eb3e1c76bc1b8,

title = "A 0.8dB insertion-loss, 23dB isolation, 17.4dBm power-handling, 5GHz transmit/receive CMOS switch",

abstract = "The highest performance to date of any switch using a CMOS process, of a 0.8dB insertion-loss, 23dB isolation and 17.4dBm power-handling capability at 5GHz, is accomplished with an optimized single-pole double-throw (SPDT) transmit/receive (T/R) switch using Depletion-layer-Extended Transistors (DETs) in a 0.18μm CMOS process. The effects of junction capacitance decrease and substrate resistance increase in the DET, the adoption of low-loss shielded-pads, and several layout optimizations, lead to the realization of this low insertion-loss. Moreover, the combined effect of the adoption of the source/drain DC biasing scheme and the high substrate resistance in the DET contributes to the high power-handling capability.",

author = "Takahiro Ohnakado and Satoshi Yamakawa and Takaaki Murakami and Akihiko Furukawa and Kazuyasu Nishikawa and Eiji Taniguchi and Hiroomi Ueda and Masayoshi Ono and Jun Tomisawa and Yoshikazu Yoneda and Yasushi Hashizume and Kazuyuki Sugahara and Noriharu Suematsu and Tatsuo Oomori",

year = "2003",

month = aug,

day = "25",

language = "English",

pages = "229--232",

note = "2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium ; Conference date: 08-06-2003 Through 10-06-2003",

}

TY - CONF

T1 - A 0.8dB insertion-loss, 23dB isolation, 17.4dBm power-handling, 5GHz transmit/receive CMOS switch

AU - Ohnakado, Takahiro

AU - Yamakawa, Satoshi

AU - Murakami, Takaaki

AU - Furukawa, Akihiko

AU - Nishikawa, Kazuyasu

AU - Taniguchi, Eiji

AU - Ueda, Hiroomi

AU - Ono, Masayoshi

AU - Tomisawa, Jun

AU - Yoneda, Yoshikazu

AU - Hashizume, Yasushi

AU - Sugahara, Kazuyuki

AU - Suematsu, Noriharu

AU - Oomori, Tatsuo

PY - 2003/8/25

Y1 - 2003/8/25

N2 - The highest performance to date of any switch using a CMOS process, of a 0.8dB insertion-loss, 23dB isolation and 17.4dBm power-handling capability at 5GHz, is accomplished with an optimized single-pole double-throw (SPDT) transmit/receive (T/R) switch using Depletion-layer-Extended Transistors (DETs) in a 0.18μm CMOS process. The effects of junction capacitance decrease and substrate resistance increase in the DET, the adoption of low-loss shielded-pads, and several layout optimizations, lead to the realization of this low insertion-loss. Moreover, the combined effect of the adoption of the source/drain DC biasing scheme and the high substrate resistance in the DET contributes to the high power-handling capability.

AB - The highest performance to date of any switch using a CMOS process, of a 0.8dB insertion-loss, 23dB isolation and 17.4dBm power-handling capability at 5GHz, is accomplished with an optimized single-pole double-throw (SPDT) transmit/receive (T/R) switch using Depletion-layer-Extended Transistors (DETs) in a 0.18μm CMOS process. The effects of junction capacitance decrease and substrate resistance increase in the DET, the adoption of low-loss shielded-pads, and several layout optimizations, lead to the realization of this low insertion-loss. Moreover, the combined effect of the adoption of the source/drain DC biasing scheme and the high substrate resistance in the DET contributes to the high power-handling capability.

UR - http://www.scopus.com/inward/record.url?scp=0043025532&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0043025532&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0043025532

SP - 229

EP - 232

T2 - 2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium

Y2 - 8 June 2003 through 10 June 2003

ER -

A 0.8dB insertion-loss, 23dB isolation, 17.4dBm power-handling, 5GHz transmit/receive CMOS switch

Abstract

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this