80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs

Taiichi Otsuji, Koichi Murata, Takatomo Enoki, Yohtaro Umeda

Research output: Contribution to conferencePaper

11 Citations (Scopus)

Abstract

We report on an 80-Gbit/s 2:1 selector-type multiplexer IC using InAlAs/InGaAs/InP HEMTs incorporating a high-speed double-layer interconnection process with a low-permittivity insulator. The record operating data rate was measured on a 3-inch wafer. In spite of the bandwidth limitation on the measurement setup, clear eye patterns were successfully observed for the first time.

Original languageEnglish
Pages183-186
Number of pages4
Publication statusPublished - 1997 Dec 1
Externally publishedYes
EventProceedings of the 1997 19th Annual GaAs IC Symposium - Anaheim, CA, USA
Duration: 1997 Oct 121997 Oct 15

Other

OtherProceedings of the 1997 19th Annual GaAs IC Symposium
CityAnaheim, CA, USA
Period97/10/1297/10/15

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of '80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs'. Together they form a unique fingerprint.

  • Cite this

    Otsuji, T., Murata, K., Enoki, T., & Umeda, Y. (1997). 80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs. 183-186. Paper presented at Proceedings of the 1997 19th Annual GaAs IC Symposium, Anaheim, CA, USA, .