80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs

Taiichi Otsuji, K. Murata, T. Enoki, Y. Umeda

Research output: Contribution to conferencePaperpeer-review

7 Citations (Scopus)

Abstract

We report on an 80-Gbit/s 2:1 selector-type multiplexer IC using InAlAs/InGaAs/InP HEMTs incorporating a high-speed double-layer interconnection process with a low-permittivity insulator. The record operating data rate was measured on a 3-inch wafer. In spite of the bandwidth limitation on the measurement setup, clear eye patterns were successfully observed for the first time.

Original languageEnglish
Publication statusPublished - 1997 Dec 1
Externally publishedYes
EventProceedings of the 1997 19th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - Anaheim, CA, USA
Duration: 1997 Oct 121997 Oct 15

Other

OtherProceedings of the 1997 19th Annual IEEE Gallium Arsenide Integrated Circuit Symposium
CityAnaheim, CA, USA
Period97/10/1297/10/15

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of '80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs'. Together they form a unique fingerprint.

Cite this