4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package

Taiichi Otsuji; Seigo Takahashi; Noburo Hamasuna; Toshiaki Takada; Yutaka Matsuoka

doi:10.1109/CSICS.2004.1392553

4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package

Taiichi Otsuji, Seigo Takahashi, Noburo Hamasuna, Toshiaki Takada, Yutaka Matsuoka

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A 40-Gbit/s-class ECL/SCFL-to-LVCMOS/LVDS universal logic interfacer IP was developed using production-level GaAs HBT's for use in a heterogeneous logic/device system in package (SiP). A unique co-design concept based on the flat and modular IP configurations was introduced to make ease of seamless/universal interconnection with reduced design/test costs. The test chip demonstrated excellent universal level-transform functions with a small power-delay product of less than 2.8 pJ.

Original language	English
Title of host publication	IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary
Subtitle of host publication	Compounding Your Chips in Monterey - Technical Digest 2004
Pages	251-254
Number of pages	4
DOIs	https://doi.org/10.1109/CSICS.2004.1392553
Publication status	Published - 2004 Dec 1
Externally published	Yes
Event	IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium - Monterey, CA, United States Duration: 2004 Oct 24 → 2004 Oct 27

Publication series

Name	Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC
ISSN (Print)	1550-8781

Other

Other	IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium
Country/Territory	United States
City	Monterey, CA
Period	04/10/24 → 04/10/27

Keywords

ECL
GaAs HBT
LVCMOS
LVDS
Logic interface
SCFL
SiP

ASJC Scopus subject areas

Engineering(all)

Access to Document

10.1109/CSICS.2004.1392553

Cite this

Otsuji, T., Takahashi, S., Hamasuna, N., Takada, T., & Matsuoka, Y. (2004). 4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package. In IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary: Compounding Your Chips in Monterey - Technical Digest 2004 (pp. 251-254). (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC). https://doi.org/10.1109/CSICS.2004.1392553

4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package. / Otsuji, Taiichi; Takahashi, Seigo; Hamasuna, Noburo et al.

IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary: Compounding Your Chips in Monterey - Technical Digest 2004. 2004. p. 251-254 (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Otsuji, T, Takahashi, S, Hamasuna, N, Takada, T & Matsuoka, Y 2004, 4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package. in IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary: Compounding Your Chips in Monterey - Technical Digest 2004. Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC, pp. 251-254, IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, Monterey, CA, United States, 04/10/24. https://doi.org/10.1109/CSICS.2004.1392553

Otsuji T, Takahashi S, Hamasuna N, Takada T, Matsuoka Y. 4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package. In IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary: Compounding Your Chips in Monterey - Technical Digest 2004. 2004. p. 251-254. (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC). doi: 10.1109/CSICS.2004.1392553

Otsuji, Taiichi ; Takahashi, Seigo ; Hamasuna, Noburo et al. / 4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package. IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary: Compounding Your Chips in Monterey - Technical Digest 2004. 2004. pp. 251-254 (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC).

@inproceedings{2924c33ce9e242668d94b24fe63e0ac0,

title = "4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package",

abstract = "A 40-Gbit/s-class ECL/SCFL-to-LVCMOS/LVDS universal logic interfacer IP was developed using production-level GaAs HBT's for use in a heterogeneous logic/device system in package (SiP). A unique co-design concept based on the flat and modular IP configurations was introduced to make ease of seamless/universal interconnection with reduced design/test costs. The test chip demonstrated excellent universal level-transform functions with a small power-delay product of less than 2.8 pJ.",

keywords = "ECL, GaAs HBT, LVCMOS, LVDS, Logic interface, SCFL, SiP",

author = "Taiichi Otsuji and Seigo Takahashi and Noburo Hamasuna and Toshiaki Takada and Yutaka Matsuoka",

year = "2004",

month = dec,

day = "1",

doi = "10.1109/CSICS.2004.1392553",

language = "English",

isbn = "0780386167",

series = "Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC",

pages = "251--254",

booktitle = "IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary",

note = "IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium ; Conference date: 24-10-2004 Through 27-10-2004",

}

TY - GEN

T1 - 4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package

AU - Otsuji, Taiichi

AU - Takahashi, Seigo

AU - Hamasuna, Noburo

AU - Takada, Toshiaki

AU - Matsuoka, Yutaka

PY - 2004/12/1

Y1 - 2004/12/1

N2 - A 40-Gbit/s-class ECL/SCFL-to-LVCMOS/LVDS universal logic interfacer IP was developed using production-level GaAs HBT's for use in a heterogeneous logic/device system in package (SiP). A unique co-design concept based on the flat and modular IP configurations was introduced to make ease of seamless/universal interconnection with reduced design/test costs. The test chip demonstrated excellent universal level-transform functions with a small power-delay product of less than 2.8 pJ.

AB - A 40-Gbit/s-class ECL/SCFL-to-LVCMOS/LVDS universal logic interfacer IP was developed using production-level GaAs HBT's for use in a heterogeneous logic/device system in package (SiP). A unique co-design concept based on the flat and modular IP configurations was introduced to make ease of seamless/universal interconnection with reduced design/test costs. The test chip demonstrated excellent universal level-transform functions with a small power-delay product of less than 2.8 pJ.

KW - ECL

KW - GaAs HBT

KW - LVCMOS

KW - LVDS

KW - Logic interface

KW - SCFL

KW - SiP

UR - http://www.scopus.com/inward/record.url?scp=21644476046&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21644476046&partnerID=8YFLogxK

U2 - 10.1109/CSICS.2004.1392553

DO - 10.1109/CSICS.2004.1392553

M3 - Conference contribution

AN - SCOPUS:21644476046

SN - 0780386167

T3 - Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

SP - 251

EP - 254

BT - IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium, 26th Anniversary

T2 - IEEE Compound Semiconductor Integrated Circuit Symposium; 2004 IEEE CSIC Symposium

Y2 - 24 October 2004 through 27 October 2004

ER -

4 40-Gbit/s-class universal logic interfacer IP using GaAs HBT's for heterogeneous logic/device systems in package

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this