2-Mb SPRAM design: Bi-directional current write and parallelizing-direction current read based on spin-transfer torque switching

T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. M. Lee, R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka, H. Ohno

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A 1.8 V 2-Mb SPRAM (SPin-transfer torque RAM) chip using 0.2-μm logic process with MgO tunneling barrier cell is reviewed, which demonstrates the circuit technologies for potential low power non-volatile RAM, or universal memory. This chip features: an array scheme with bit-by-bit bi-directional current write to achieve proper spin-transfer torque writing of 100-ns, and parallelizing-direction current reading with low voltage bit-line that leads to 40-ns access time.

Original languageEnglish
Pages (from-to)3929-3933
Number of pages5
JournalPhysica Status Solidi (A) Applications and Materials Science
Volume204
Issue number12
DOIs
Publication statusPublished - 2007 Dec

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Surfaces and Interfaces
  • Surfaces, Coatings and Films
  • Electrical and Electronic Engineering
  • Materials Chemistry

Fingerprint Dive into the research topics of '2-Mb SPRAM design: Bi-directional current write and parallelizing-direction current read based on spin-transfer torque switching'. Together they form a unique fingerprint.

  • Cite this